WHAT IS CLAIMED IS:

- 1 1. A semiconductor device, comprising:
- 2 a workpiece;
- a first insulating layer formed over the workpiece;
- 4 at least one second insulating layer formed over the first insulating layer; and
- 5 at least one metal-insulator-metal (MIM) capacitor formed in the first insulating layer and
- 6 the at least one second insulating layer, the at least one MIM capacitor comprising a first
- 7 conductive layer, a dielectric layer disposed over the first conductive layer, and a second
- 8 conductive layer formed over the dielectric layer, and wherein the first conductive layer extends
- 9 completely to a top surface of the at least one second insulating layer.
- 1 2. The semiconductor device according to Claim 1, wherein the first conductive layer and
- 2 the second conductive layer comprise a refractory metal, TiN, TaN, Ta, TaSiN, TiW, NiCr,
- 3 MoN, Ru, WN, WSi, Cu, Al, W, Ti, Ta, Co, N, Ni, Mo, other metals, combinations thereof, or
- 4 polysilicon, and wherein the MIM capacitor is formed in an interconnect layer of the
- 5 semiconductor device.
- 1 3. The semiconductor device according to Claim 1, wherein the dielectric layer comprises
- 2 Al, Si, O, N, Ti, Ta, lead-zirconate-titanate (PZT), barium strontium titanate (BST), Ta₂O₅,
- 3 Al_2O_3 , SiO₂, or combinations thereof.
- 1 4. The semiconductor device according to Claim 1, wherein the at least one second
- 2 insulating layer comprises 2, 3, 4, 5, or 6 or more insulating layers, wherein the MIM capacitor is
- 3 formed in the entire thicknesses of the second insulating layers.

- 1 5. The semiconductor device according to Claim 4, wherein the workpiece comprises a
- 2 plurality of elements formed therein, further comprising:
- at least one third insulating layer disposed between the workpiece and the first insulating
- 4 layer; and
- 5 at least one conductive region formed in each third insulating layer abutting the first
- 6 conductive layer of the at least one MIM capacitor, wherein each conductive region and the first
- 7 conductive layer comprise a bottom plate of the at least one MIM capacitor, and wherein the at
- 8 least one conductive region makes electrical contact to an element in the workpiece.
- 1 6. The semiconductor device according to Claim 5, wherein the at least one third insulating
- 2 layer comprises a first metallization layer of the semiconductor device, wherein the first
- 3 insulating layer comprises a first via layer of the semiconductor device, wherein the at least one
- 4 second insulating layer comprises a second metallization layer of the semiconductor device, and
- 5 wherein the at least one MIM capacitor is formed in the first via layer and the second insulating
- 6 layer of the semiconductor device.
- 1 7. The semiconductor device according to Claim 5, wherein the at least one third insulating
- 2 layer comprises a first metallization layer, at least one first via layer and at least one second
- 3 metallization layer of the semiconductor device, wherein the first insulating layer comprises at
- 4 least one second via layer of the semiconductor device, wherein the at least one second insulating
- 5 layer comprises at least one third metallization layer of the semiconductor device, wherein the at
- 6 least one MIM capacitor is formed in the at least one second via layer and the at least one third
- 7 insulating layer of the semiconductor device, and wherein a bottom plate of the at least one MIM
- 8 capacitor comprises the first conductive layer and the conductive regions in the third insulating
- 9 layer.

- 1 8. The semiconductor device according to Claim 1, wherein the at least one MIM capacitor
- 2 comprises an array of memory devices, the array having a dimension of 2x1 or greater.
- 1 9. The semiconductor device according to Claim 1, wherein the first conductive layer
- 2 comprises a bottom electrode, the dielectric layer comprises a capacitor dielectric, and the
- 3 second conductive layer comprises a top electrode, wherein the bottom electrode, top electrode,
- 4 or both are formed by a chemical-mechanical polish (CMP) process.
- 1 10. The semiconductor device according to Claim 1, wherein the MIM capacitor is formed in
- 2 a stand-alone memory device, embedded memory device, non-voltage memory device, ferro-
- 3 electro memory device, magneto-electro memory device, static random access memory (SRAM)
- 4 device, dynamic random access memory (DRAM) device, digital device, RF device, analog
- 5 device, or mixed-mode device.
- 1 11. The semiconductor device according to Claim 1, wherein the workpiece comprises a first
- 2 region and a second region, wherein the at least one MIM capacitor is formed over the first
- 3 region, further comprising conductive regions formed in the first insulating layer and the second
- 4 insulating layer over the second region of the workpiece.
- 1 12. The semiconductor device according to Claim 11, wherein the first region comprises a
- 2 DRAM region, wherein the second region comprises a logic region, and wherein the at least one
- 3 MIM capacitor comprises a storage node of a DRAM memory cell in the DRAM region.

- 1 13. The semiconductor device according to Claim 11, wherein the first insulating layer
- 2 comprises a via layer of the semiconductor device, wherein the second insulating layer comprises
- 3 a metallization layer of the semiconductor device, and wherein the conductive regions in the
- 4 second region comprise a dual damascene structure.
- 1 14. The semiconductor device according to Claim 1, wherein the second insulating layer
- 2 comprises a recessed region between at least two adjacent MIM capacitors, the at least two MIM
- 3 capacitors having top plates comprised of the second conductive layer, wherein the second
- 4 conductive layer fills the recessed region of the second insulating layer, electrically coupling
- 5 together the top plates of at the least two adjacent MIM capacitors.
- 1 15. The semiconductor device according to Claim 1, wherein the workpiece comprises a
- 2 plurality of elements formed therein, further comprising a third insulating layer formed between
- 3 the workpiece and the first insulating layer, further comprising at least one first conductive
- 4 region disposed in the third insulating layer abutting the first conductive layer of the at least one
- 5 MIM capacitor, wherein the at least one first conductive region and the first conductive layer
- 6 comprise a bottom plate of the at least one MIM capacitor.
- 1 16. The semiconductor device according to Claim 15, wherein the at least one first
- 2 conductive region comprises a conductive barrier layer and a conductive material disposed over
- 3 the conductive barrier layer.
- 1 17. The semiconductor device according to Claim 15, wherein the at least one first
- 2 conductive region electrically couples the at least one MIM capacitor to an element in the
- 3 workpiece.

- 1 18. The semiconductor device according to Claim 15, wherein the first conductive region and
- 2 the third insulating layer comprise a first metallization layer of the semiconductor device,
- 3 wherein the first insulating layer comprises a first via layer of the semiconductor device, wherein
- 4 the second insulating layer comprises a second metallization layer of the semiconductor device,
- 5 and wherein the at least one MIM capacitor is formed in the first via layer and the second
- 6 metallization layer of the semiconductor device.
- 1 19. The semiconductor device according to Claim 15, further comprising at least one fourth
- 2 insulating layer disposed between the first insulating layer and the third insulating layer, and a
- 3 second conductive region formed in each at least one fourth insulating layer between the first
- 4 conductive region and the at least one MIM capacitor, wherein the second conductive region
- 5 electrically couples the at least one MIM capacitor to the first conductive region.
- 1 20. The semiconductor device according to Claim 19, wherein the third insulating layer and
- 2 the first conductive region comprise a first metallization layer of the semiconductor device,
- 3 wherein the at least one fourth insulating layer and the second conductive region comprise a first
- 4 via layer and a second metallization layer of the semiconductor device, wherein the first
- 5 insulating layer comprises a second via layer of the semiconductor device, wherein the second
- 6 insulating layer comprises a third metallization layer of the semiconductor device, and wherein
- 7 the at least one MIM capacitor is formed in the second via layer and the third metallization layer
- 8 of the semiconductor device.
- 1 21. The semiconductor device according to Claim 1, wherein the second conductive layer of
- 2 the MIM capacitor comprises a conductive barrier layer and a conductive material disposed over
- 3 the conductive barrier layer.

- 1 22. A semiconductor device, comprising:
- 2 a workpiece;
- a first insulating layer formed over the workpiece;
- 4 a second insulating layer formed over the first insulating layer;
- 5 at least one third insulating layer formed over the second insulating layer; and
- at least one metal-insulator-metal (MIM) capacitor formed in the at least one third
- 7 insulating layer, the second insulating layer, and the first insulating layer, the at least one MIM
- 8 capacitor comprising a first conductive layer, a dielectric layer disposed over the first conductive
- 9 layer, and a second conductive layer formed over the dielectric layer.
- 1 23. The semiconductor device according to Claim 22, wherein the first insulating layer
- 2 comprises a first via layer of the semiconductor device, wherein the second insulating layer
- 3 comprises a first metallization layer of the semiconductor device, wherein the at least one third
- 4 insulating layer comprises at least one second via layer and at least one second metallization
- 5 layer of the semiconductor device, wherein the at least one MIM capacitor extends through the
- 6 entire thicknesses of the first via layer, the first metallization layer, the at least one second via
- 7 layer, and the at least one second metallization layer.

- 1 24. The semiconductor device according to Claim 22, wherein the workpiece comprises a
- 2 plurality of elements formed therein, further comprising:
- at least one fourth insulating layer disposed between the workpiece and the first
- 4 insulating layer; and
- at least one conductive region formed in each fourth insulating layer between the first
- 6 conductive layer of the at least one MIM capacitor and an element in the workpiece, wherein
- 7 each conductive region and the first conductive layer comprise a bottom plate of the at least one
- 8 MIM capacitor.
- 1 25. The semiconductor device according to Claim 24, wherein the at least one fourth
- 2 insulating layer comprises a first metallization layer of the semiconductor device, wherein the
- 3 first insulating layer comprises a first via layer of the semiconductor device, wherein the second
- 4 insulating layer comprises a second metallization layer of the semiconductor device, wherein the
- 5 at least one third insulating layer comprises at least one second via layer and at least one third
- 6 metallization layer of the semiconductor device, and wherein the at least one MIM capacitor
- 7 extends through the entire thicknesses of the first via layer, the second metallization layer, the at
- 8 least one second via layer, and the at least one second metallization layer.
- 1 26. The semiconductor device according to Claim 22, wherein a top at least one third
- 2 insulating layer comprises a recessed region between at least two adjacent MIM capacitors, the at
- 3 least two MIM capacitors having top plates comprised of the second conductive layer, wherein
- 4 the second conductive layer fills the recessed region of the top at least one third insulating layer,
- 5 electrically coupling together the top plates of at the least two adjacent MIM capacitors.

- 1 27. A semiconductor device, comprising:
- 2 a workpiece;
- at least one first insulating layer formed over the workpiece; and
- 4 a plurality of metal-insulator-metal (MIM) capacitors formed in the at least one first
- 5 insulating layer, the plurality of MIM capacitors comprising a first conductive layer, a dielectric
- 6 layer disposed over the first conductive layer, and a second conductive layer formed over the
- 7 dielectric layer, the second conductive layer comprising a top plate of the plurality of MIM
- 8 capacitors, wherein a top at least one first insulating layer comprises a recessed region between
- 9 at least two adjacent MIM capacitors, and wherein the second conductive layer fills the recessed
- region of the top at least one first insulating layer, electrically coupling together the top plates of
- 11 the at least two adjacent MIM capacitors.
- 1 28. The semiconductor device according to Claim 27, wherein the at least one first insulating
- 2 layer comprises at least two insulating layers, wherein one first insulating layer comprises a via
- 3 layer of the semiconductor device, and wherein another first insulating layer comprises an
- 4 interconnect layer formed over the via layer.
- 1 29. The semiconductor device according to Claim 27, wherein the workpiece comprises a
- 2 plurality of elements formed therein, further comprising at least one second insulating layer
- 3 formed between the workpiece and the first insulating layer, further comprising a conductive
- 4 region formed in each at least one second insulating layer, the conductive regions electrically
- 5 coupling the first conductive layer of the MIM capacitor to an element in the workpiece, wherein
- 6 the conductive regions and the first conductive layer comprise a bottom plate of the at least one
- 7 MIM capacitor.

- 1 30. The semiconductor device according to Claim 29, wherein the at least one first insulating
- 2 layer comprises at least two insulating layers, wherein the conductive region and the at least one
- 3 third insulating layer comprise at least one first metallization layer of the semiconductor device,
- 4 wherein one first insulating layer comprises a first via layer formed over the at least one first
- 5 metallization layer, and wherein another first insulating layer comprises a second metallization
- 6 layer formed over the first via layer.

- 1 31. A method of manufacturing a semiconductor device, the method comprising:
- 2 providing a workpiece;
- depositing a first insulating layer over the workpiece;
- 4 depositing at least one second insulating layer over the first insulating layer;
- 5 patterning the at least one second insulating layer and the first insulating layer with a
- 6 pattern for at least one metal-insulator-metal (MIM) capacitor;
- 7 depositing a first conductive layer over the patterned at least one second insulating layer
- 8 and the patterned first insulating layer;
- 9 depositing a dielectric layer over the first conductive layer;
- depositing a second conductive layer over the dielectric layer; and
- removing the second conductive layer, the dielectric layer and the first conductive layer
- from a top surface of the top at least one second insulating layer, wherein the second conductive
- layer, the dielectric layer and the first conductive layer in the at least one MIM capacitor pattern
- 14 comprises at least one MIM capacitor, and wherein the first conductive layer extends completely
- to the top surface of the top at least one second insulating layer.
- 1 32. The method according to Claim 31, wherein the workpiece comprises a first region and a
- 2 second region, wherein patterning the second insulating layer and the first insulating layer with a
- 3 pattern for the at least one MIM capacitor comprises patterning the second insulating layer and
- 4 the first insulating layer over the first region, further comprising:
- 5 forming conductive regions in the first insulating layer and the second insulating layer
- 6 over the second region of the workpiece using a damascene process, wherein depositing the
- 7 second conductive layer comprises forming the conductive regions over the second region of the
- 8 workpiece.

- 1 33. The method according to Claim 31, further comprising, after depositing the first
- 2 conductive layer over the patterned second insulating layer and the patterned first insulating
- 3 layer, removing the first conductive layer and recessing the second insulating layer in a region
- 4 over a portion of at least two MIM capacitor patterns, wherein depositing the second conductive
- 5 layer comprises filling the recessed second insulating layer, forming at least two MIM capacitors
- 6 having top plates that are electrically coupled together.
- 1 34. The method according to Claim 31, wherein the workpiece comprises a plurality of
- 2 elements formed therein, further comprising forming at least one third insulating layer between
- 3 the workpiece and the first insulating layer, further comprising forming a first conductive region
- 4 in each third insulating layer, wherein the at least one first conductive region and the first
- 5 conductive layer comprise a bottom plate of the at least one MIM capacitor, and wherein the at
- 6 least one first conductive region electrically couples the at least one MIM capacitor to an element
- 7 in the workpiece.

- 1 35. A method of manufacturing a metal-insulator-metal (MIM) capacitor, the method
- 2 comprising:
- 3 providing a workpiece;
- depositing a first insulating layer over the workpiece;
- 5 depositing a second insulating layer over the first insulating layer;
- 6 depositing at least one third insulating layer over the second insulating layer;
- 7 patterning the at least one third insulating layer, the second insulating layer and the first
- 8 insulating layer with a pattern for at least one MIM capacitor;
- 9 depositing a first conductive layer over the patterned second insulating layer and the
- 10 patterned first insulating layer;
- depositing a dielectric layer over the first conductive layer;
- depositing a second conductive layer over the dielectric layer; and
- removing the second conductive layer, the dielectric layer and the first conductive layer
- 14 from a top surface of the at least one third insulating layer, wherein the second conductive layer,
- the dielectric layer and the first conductive layer in the at least one MIM capacitor pattern
- 16 comprises at least one MIM capacitor.
- 1 36. The method according to Claim 35, wherein the workpiece comprises a first region and a
- 2 second region, wherein patterning the at least one third insulating layer, the second insulating
- 3 layer and the first insulating layer with a pattern for the at least one MIM capacitor comprises
- 4 patterning the at least one third insulating layer, the second insulating layer and the first
- 5 insulating layer over the first region, wherein depositing the second conductive layer comprises
- 6 forming conductive regions over the second region of the workpiece.

- 1 37. The method according to Claim 35, further comprising, after depositing the first
- 2 conductive layer over the at least one third insulating layer, the patterned second insulating layer,
- and the patterned first insulating layer, removing the first conductive layer and recessing a top
- 4 third insulating layer in a region over a portion of at least two MIM capacitor patterns, wherein
- 5 depositing the second conductive layer comprises filling the recessed second insulating layer,
- 6 forming at least two MIM capacitors having top plates that are electrically coupled together.
- 1 38. The method according to Claim 35, wherein the workpiece comprises a plurality of
- 2 elements formed therein, further comprising forming at least one fourth insulating layer between
- 3 the workpiece and the first insulating layer, further comprising forming a conductive region in
- 4 each fourth insulating layer, wherein the conductive region provides electrical connection
- 5 between an element in the workpiece and the first conductive layer of the at least one MIM
- 6 capacitor, wherein the conductive region and the first conductive layer comprise a bottom plate
- 7 of the at least one MIM capacitor.
- 1 39. The method according to Claim 35, wherein the MIM capacitor is formed in a stand-
- 2 alone memory device, embedded memory device, non-voltage memory device, ferro-electro
- 3 memory device, magneto-electro memory device, static random access memory (SRAM) device,
- 4 dynamic random access memory (DRAM) device, digital device, RF device, analog device, or
- 5 mixed-mode device.
- 1 40. The method according to Claim 35, wherein depositing the at least one third insulating
- 2 layer comprises depositing 2, 3, 4, 5, or 6 insulating layers.

- 1 41. The method according to Claim 35, wherein depositing the first conductive layer and the
- 2 second conductive layer comprises depositing Si, Al, Cu, W, Ti, Ta, Co, N, Ni, Mo, Ru, other
- 3 metallic materials, or combinations thereof, and wherein depositing the dielectric layer
- 4 comprises depositing Al, Si, O, N, Ti, Ta, lead-zirconate-titanate (PZT), barium strontium
- 5 titanate (BST), Ta₂O₅, Al₂O₃, SiO₂, other dielectric materials, or combinations thereof.

A method of manufacturing a semiconductor device, the method comprising: 1 42. 2 providing a workpiece, the workpiece comprising a first region and a second region and 3 having elements formed therein; 4 depositing a first insulating layer over the workpiece; 5 forming a plurality of first conductive regions in the first insulating layer over at least the first region of the first insulating layer, the first conductive regions making electrical contact 6 7 with elements in the workpiece: 8 depositing a second insulating layer over the first insulating layer and the first conductive 9 regions; 10 depositing at least one third insulating layer over the second insulating layer; 11 patterning the at least one third insulating layer and the second insulating layer with a 12 pattern for a plurality of metal-insulator-metal (MIM) capacitors over the workpiece first region. exposing the first conductive regions; 13 14 depositing a first conductive layer over at least a top third insulating layer, the second 15 insulating layer and the exposed first conductive regions; 16 removing the first conductive layer and a top portion of the top third insulating layer in a 17 region between at least two adjacent MIM capacitor patterns, leaving a portion of the top third insulating layer recessed; 18 19 depositing a dielectric layer over the first conductive layer and the recessed top third insulating layer; 20 21 depositing a second conductive layer over the dielectric layer; and

22

23

from a top surface of the top third insulating layer, wherein the second conductive layer, the

removing the second conductive layer, the dielectric layer and the first conductive layer

- 24 dielectric layer and the first conductive layer in the at least one MIM capacitor pattern comprises
- 25 at least one MIM capacitor, and wherein depositing the second conductive layer comprises filling
- 26 the recess in the top third insulating layer, coupling together the top plates of the at least two
- 27 adjacent MIM capacitors.
- 1 43. The method according to Claim 42, wherein removing the first conductive layer and a top
- 2 portion of the top third insulating layer in a region between at least two MIM capacitor patterns
- 3 comprises:
- 4 depositing a photoresist;
- 5 removing a top portion of the photoresist from the region between the at least two
- 6 adjacent MIM capacitor patterns, exposing portions of the first conductive layer;
- 7 etching away exposed portions of the first conductive layer and the top portion of the
- 8 third insulating layer; and
- 9 removing the photoresist.
- 1 44. The method according to Claim 42, wherein removing the second conductive layer, the
- 2 dielectric layer and the first conductive layer from a top surface of the second insulating layer
- 3 comprises a chemical-mechanical polish (CMP) process.